

REMARKS


Claim 1, for example, calls for “transitioning the cache memory from a write-back cache to a write-through cache.” A write-back cache is explained, for example, at page 4 of the specification, lines 1-3, and a write-through cache is explained on the same page at lines 3-7.

There is no discussion in the cited material about a write-back or a write-through cache or transitioning in the manner claimed.

Therefore, reconsideration of the rejection of claim 1 is respectfully requested. Likewise, the rejections of all of the other claims should be reconsidered as well.

Respectfully submitted,

Date: February 25, 2005



Timothy N. Trop, Reg. No. 28,994
TROP, PRUNER & HU, P.C.
8554 Katy Freeway, Ste. 100
Houston, TX 77024
713/468-8880 [Phone]
713/468-8883 [Fax]

Attorneys for Intel Corporation